

3次元実装に用いる高アスペクト比貫通電極の銅穴埋めめっき

近藤 和夫*, 岡村 拓治*, 呉 承真*, 米澤 稔浩*, 富坂 学**, 米村 均**,
星野 雅孝**, 田口 裕一**, 高橋 健司**

Copper Via Filling Electrodeposition of High Aspect Ratio Through Chip Electrodes Used for the Three Dimensional Packaging

Kazuo KONDO*, Takuji OKAMURA*, Seung Jin OH*, Toshihiro YONEZAWA*, Manabu TOMISAKA**,
Hitoshi YONEMURA**, Masataka HOSHINO**, Yuichi TAGUCHI** and Kenji TAKAHASHI**

*岡山大学工学部物質応用化学科 (〒700-0082 岡山県岡山市津島中3-1-1)

**技術研究組合超先端電子技術開発機構(ASET) (〒305-0047 茨城県つくば市千現2-1-6つくば研究支援センター内C-B-5)

•Dept. Applied Chem., Okayama University (3-1-1 Tsushimanaka, Okayama-shi, Okayama 700-0082)

**ASET (C-B-5 Tsukuba Center Inc., 2-1-6 Sengen, Tsukuba-shi, Ibaraki 305-0047)

Abstract

Through chip electrodes with high aspect ratios used for three dimensional packaging can offer the shortest interconnection and reduce signal delay. Copper has good compatibility to conventional multi layer interconnection in LSI and BEOL (back end of line process). In this work, filling vias with higher aspect ratio, 10 μm in square and 70 μm in depth, used for through chip electrodes was investigated. Removing overhang at via top is important to achieve perfect via fill of 10 μm in square and 70 μm in depth. With testing a series of electrodeposition conditions, conformal electrodeposits were obtained. With those conformal electrodeposits, seams and voids always remain at the via center. Perfect via filling without seams or voids was achieved by increasing leveler of JGB concentration to 30 mg/L. The electrodeposition time was reduced to 3.5 hrs by using two steps pulse reverse current.

Key Words: *Three Dimensional Packaging, Through Chip Electrode, Via Filling, Pulse Reverse Current, Additives, Electrodeposition*