

	Room A (605-606)	Room B (607)	Room C (608)	Room D (610)
9:00	<p>FA1: 3D-3 FA1-1 <Session Invited> Necessity of Chip on Chip Technology for 3D IC Hiroshi Ozaki, Sony / Japan</p> <p>FA1-2 Encapsulation Technology by Silicon Based Cavity with TSV Electrode for Pseudo-SoC Application Toshihiko Nagano, Kazuhide Abe, Hiroshi Yamada, Kazuhiko Itaya, Toshiha / Japan</p> <p>FA1-3 Wafer-level Over molding Process Development for a stacked WCSP Package with Through Silicon Via (TSV) Yoshimi Takahashi, Texas Instruments / Japan</p> <p>FA1-4 Development of Si Interposer for 2.5D Advanced Package Satoru Kuramochi¹, Yoshitaka Fukuoka², ¹Dai Nippon Printing ²World wide Electronic Integrated Substrate Technology / Japan</p>	<p>FB1: Advanced-1 FB1-1 <Session Invited> (50min.) Development of High-end CPU Packaging for Supercomputer. Masateru Koide, Fujitsu Advanced Technologies / Japan</p> <p>FB1-2 Wafer level packaging to address future direct chip attach needs Yoshihiro Tomita, Intel K.K. / Japan</p> <p>FB1-3 Analysis on design and mechanical stress of 2.5D package interposers Takashi Hisada, Toyohiro Aoki, Junko Asai, Yasuharu Yamada, IBM Japan / Japan</p>	<p>FC1: Interconnection-1 FC1-1 Adhesion test for underfill delamination in flip chip package Keishi Okamoto, IBM Japan / Japan</p> <p>FC1-2 Interfacial phenomena in barrier layer SiCN / Cu film related to adhesion Satoko Abe, Teruhisa Baba, Kenichi Ueoka, Kouji Yoneda, Jiping Ye, NISSAN ARC / Japan</p> <p>FC1-3 Effect of the crystallinity of electroplated copper thin films on their mechanical and electrical reliability Naokazu Murata, Tohoku University / Japan</p> <p>FC1-4 Die Pull Tester for Flip-Chip Bonding Yoshiyuki Arai, Toray Engineering / Japan</p>	<p>FD1: DMR-3 FD1-1 Reliability Study of Thick-film Pressure Sensor on Steel Substrate Zongyang Zhang^{1,2}, Sheng Liu², ¹Huazhong University of Science & Technology, ²Wuhan National Laboratory for Optoelectronics / China</p> <p>FD1-2 A Thermal Model for Non-linear Distortion in Printed Circuit Lines for Condition Monitoring of Electronics Michael Krüger¹, Nils F. Nissen², Herbert Reichl¹, Klaus-Dieter Lang¹, ¹Technische Universität Berlin, ²Fraunhofer IZM / Germany</p> <p>FD1-3 An Analysis of Failure of Microelectronic Packaging due to Conductive Anodic Filament Formation Jan-Long Yang, Mei-Ling Wu, National Sun Yat-Sen University / Taiwan (10:15)</p>
Break				
10:50	<p>FA2: Korea Session-1 FA2-1 Wetting characteristics of Cu-xZn layers for Sn-3.0Ag-0.5Cu solders Ji Hyun Lee, Young Min Kim, Young-Ho Kim, Hanyang University / Korea</p> <p>FA2-2 Cost Effective Coreless Process for Thinner Substrate Hwa Dong Oh, Young Joo Ko, Daeduck Electronics / Korea</p> <p>FA2-3 A Novel High-Efficient Aligning Structure for Optical PCB Interconnection Dongmin Kim, Pusan National University / Korea</p> <p>FA2-4 The Effects of Levelers on 3D SIP Copper Via Filling Myung-Won Jung, Ki-Tae Kim, Jae-Ho Lee, Hongik University / Korea</p>	<p>FB2: Advanced-2 FB2-1 Low Cost fcCSP Based on Cu Pillar Bernd Karl Appelt, ASE Group / USA</p> <p>FB2-2 Thin SiP and 3D eWLB Technology for Advanced Packaging Seung Wook Yoon, STATS ChipPAC / Singapore</p> <p>FB2-3 Novel EMI Shielding Methodology on SIP Module Kuo-Hsien Liao, Advanced Semiconductor Engineering / Taiwan</p> <p>FB2-4 A Double Die DRAM Package Optimized For PTH PCB use in UltraBook™ and Tablet PC Applications Richard D. Crisp¹, Wael Zohni¹, Bel Haba², ¹Invensas, ²Tessera / USA</p>	<p>FC2: MFG-3 FC2-1 Wire Sweep Analysis for Copper Wire and Pd-coated Copper Wires in Semiconductor Wirebonding Technology Huang-Kuang Kung¹, Ming-Cheng Lu¹, Che-Chang Li¹, Hong-Meng Ho², ¹Cheng Shiu University / Taiwan, ²Semicon Fine Wire Pte / Singapore</p> <p>FC2-2 Flip-chip Interconnection by Pre-applied Under-fill Material Using Copper Pillar Bumps Hiroki Maruo, Koji Motomura, Hideki Eifuku, Tadahiko Sakai, Panasonic Factory Solutions / Japan</p> <p>FC2-3 B-stagable no-flow underfill for fine pitch die to substrate packages Kenichi Tosaka, Namics / Japan</p> <p>FC2-4 Flux Residue Cleaning Process Optimization for Flip Chip Ball Grid Array (FCBGA) Noor Azrina Talik, Univeriti Tenaga Nasional / Malaysia</p>	<p>FD2: DMR-4 FD2-1 Innovative 4Layer CPU Package Design to Enable Low Cost Platform Solution Chan Kim Lee, Chin Lee Kuan, Howe Yin Loo, Intel Microelectronics (M) / Malaysia</p> <p>FD2-2 Walkthrough on Package Design Challenges, Optimization and Technical Resolutions Howe Yin Loo, Chan Kim Lee, Intel Microelectronics (M) / Malaysia</p> <p>FD2-3 An Innovative Motherboard Concept to Enable Low Cost Package Decoupling Solution Howe Yin Loo, Chan Kim Lee, Intel Microelectronics (M) / Malaysia</p> <p>FD2-4 A New Proposal for Representing the Process of Electronics Packaging Using DSM Keiichi Ohizumi, Atsushi Maeda, O2 / Japan</p>
Lunch				
13:30	<p>FA3: Korea Session-2 FA3-1 Characteristics of Heat Dissipation and Light Output Power of High-Power LED Packages Processed with Various Thermal Via Technologies Min-Young Kim¹, Byung-Kyu Yu¹, Tak Jeong², Jun-Seok Ha³, Tae-Sung Oh¹, ¹Hongik University, ²Korea Photonics Technology Institute, ³Chonnam National University / Korea</p> <p>FA3-2 Electrical Properties of Polymer Solar Cells with PCDTBT:PCBM Active Layer Kun Ho Kim¹, Seung Ho Kim¹, Young Chul Chang², Ho Jung Chang¹, ¹Dankook University, ²Korea University of Technology and Education / Korea</p> <p>FA3-3 Underfill Thermal and Mechanical Model Study with Filler Variation Woongsun Lee, Hynix Semiconductor / Korea</p> <p>FA3-4 Abrasion Resistance of Nano Crystal Ni plated on Mold Cavity Yongbin Sun, Kyonggi University / Korea</p> <p>FA3-5 Cancel</p>	<p>FB3: Advanced-3 FB3-1 <Session Invited> Key Packaging Technologies Progressing Fast This Year Hirofumi Nakajima, Renesas Electronics / Japan</p> <p>FB3-2 Formic gas used Cu surface treatment and low temperature direct bonding Wenhua Yang, Masatake Akaike, Tadatomu Suga, The University of Tokyo / Japan</p> <p>FB3-3 Impact of the oxidation process on copper leadframe surface causing delamination between copper and mold compound interface Chin Yung Lai, Infineon Technologies / Malaysia</p> <p>FB3-4 Copper Wire Bonding is a Viable Interconnection Method Bernd Karl Appelt, ASE Group / USA</p>	<p>FC3: Thermal-2 FC3-1 Industrial need for accurate and reproducible measurements of thermal interface materials Andras Vass-Varnai², Zoltan Sarkany^{1,2}, Marta Rencz², ¹Budapest University of Technology and Economics, ²Mentor Graphics / Hungary</p> <p>FC3-2 Developing preferential heat flow path in metal matrix composite Makoto Kobashi, Naoyuki Kanetake, Nagoya University / Japan</p> <p>FC3-3 Steady and transient thermal simulation of GaN devices for high-speed switch application Satoshi Ono¹, Shigeru Hiura¹, Mauro Ciappa², Wolfgang Fichtner², ¹Toshiba, ²Swiss Federal Institute of Technology / Japan</p> <p>FC3-4 Development and analysis of the thermoelectric material with intermetallic compound Li-Ling Liao^{1,2}, Ming-Ji Dai¹, Chun-Kai Liu¹, Jing-Yao Chang¹, Kuo-Ning Chiang^{2,3}, ¹Industrial Technology Research Institute, ²National Tsing Hua University, ³National Center for High-Performance Computing / Taiwan</p>	<p>FD3: DMR-5 FD3-1 On-die PDN Response Observation of a 6.4Gbps SerDes Device by Direct Excitation from an External Signal Source and the System-Level PDN Modeling Masahiro Toyama, Ryuichi Oikawa, Motoo Suwa, Atsushi Nakamura, Renesas Electronics / Japan</p> <p>FD3-2 Characterization of Electromagnetic Noise Coupling in DC-DC Converter Module Keisuke Sawada, Masaya Tanaka, Shuji Sagara, Tatsuya Ikeuchi, Dai Nippon Printing / Japan</p> <p>FD3-3 Icc(t) Modeling Methodology for High Speed DDR Power Integrity Design Heng Chuan Shu, Fern Nee Tan, Intel Microelectronics (M) / Malaysia</p> <p>FD3-4 Does Power Rail Merger work for High Speed I/O interfaces like PCIe, SATA and USB? Fern Nee Tan, Intel Microelectronics (M) / Malaysia</p>
15:10	(15:35)			
Poster Core Time				
15:40	<p>FA4: Interconnection-2 FA4-1 <Session Invited> (50min.) Achieving Fine Geometry Through Embedded Fabrication & Assembly Chuck Bauer, TechLead Corporation / USA</p> <p>FA4-2 Improvement of Low-k Delamination with Substrate Pad Structure for Lead-Free Package Makoto Okada, Michihiko Ichinose, Kouji Kimbara, Renesas Electronics Corporation / Japan</p> <p>FA4-3 A Unique Low-Ag Alloy Solder Paste for High-Reliability SMT Applications Masato Shimamura, Senju Metal Industry / Japan</p> <p>FA4-4 An acceleration model with thermal cycle profile for Pb-free solder joint reliability Akifumi Yoshimura, Keishi Okamoto, IBM Japan, / Japan</p>	<p>FB4: Substrate FB4-1 Challenges to Increasing Wiring Density for Organic Packaging Substrates Masahiro Tsuruya, Haley Fu, iNEMI / Japan</p> <p>FB4-2 Interposer-embedded packaging technology, a feasible solution for thinner form-factor Yu-Wei Huang, Ren-Shin Cheng, Yin-Po Hung, Fang-Jun Leu, Pei-Cheng Chang, Tao-Chih Chang, Tai-Hong Chen, Industrial Technology Research Institute / Taiwan</p> <p>FB4-3 Advanced Low CTE Organic Package Material for Chip Scale Packaging Masahiro Fukui¹, Tomoyuki Yamada¹, Kenji Terada¹, Yoshihiro Hosoi¹, Masaaki Harazono¹, Teruya Fijisaki¹, Francesco Preda², Jean Audet², Sushuma Iruvanti², Shidong Li², Scott Moore², Charles Reynolds², ¹KYOCERA SLC Technologies / Japan, ²IBM / USA</p> <p>FB4-4 Wapage Resolution for Ball Grid Array (BGA) Package in a Fully Integrated Assembly Alvin Binza Denoyo, Cypress Manufacturing / Philippines</p> <p>FB4-5 Adhesion Characteristics of Magnetron-Sputter Deposited Copper on Smooth Cycloolefin for Realizing High-Performance Printed Wiring Board Tetsuya Goto, Tohoku University / Japan</p>	<p>FC4: Thermal-3 FC4-1 Thermal Design and Implementation of Hybrid Cooling Systems for HPC Systems Jie Wei, Fujitsu Advanced Technologies / Japan</p> <p>FC4-2 Transient Heat Conduction Simulation of the Microprocessor - Investigation regarding Thermal Control with Power Limiting Kouji Nishi, AMD Japan / Japan</p> <p>FC4-3 Thermal Transient Measurement based Thermal Distribution and Heat Spreading Path Structural Analysis Yafei Luo, Mentor Graphics / Japan</p> <p>FC4-4 The Development of aHSBGA Andy Tseng, ASE / USA</p> <p>FC4-5 A method of high accuracy prediction of θ_{bc} and θ_{jc} from θ_{ja} through thermal network analysis Kenichi Inaba, NEC / Japan</p>	<p>FD4: DMR-6 FD4-1 Evaluation of 6.4 Gbps Single Ended Interface Through a Standard DIMM Connector Keisuke Saito, Arun Vaidyanath, Rambus / USA</p> <p>FD4-2 Design and Analysis of Power Delivery Network in an SoC: A Review-Power Delivery network Li Wern Chew, Intel / Malaysia</p> <p>FD4-3 Extension of EOSE Method to Weak Nonlinear Systems and Its application to InGaP/GaAs HBT MMIC Parallel Tracks Hirobumi Inoue¹, Kazuhiko Honjo², Ryo Ishikawa², ¹NEC, ²The University of Electro-Communication / Japan</p> <p>FD4-4 A Novel High-Frequency Analysis and Modeling for the Printed-Circuit Board Using Enhanced Optimized Segment Extraction Method with Multi-Port S-Parameter Hirobumi Inoue¹, Kazuhiko Honjo², ¹NEC, ²The University of Electro-Communication / Japan</p> <p>FD4-5 Measurement and Simulation of Transmission Characteristic for Interconnect Structure Using 30μm Pitch Microbump Array on Coplanar Waveguide Yotaro Yasu^{1,2}, Katsuya Kikuchi², Fumiki Kato², Shunsuke Nemoto², Hiroshi Nakagawa², Kohji Koshiji¹, Masahiro Aoyagi^{1,2}, ¹Graduated School Tokyo University of Science, ²Natinal Institute of Advanced Industrial Science and Technology / Japan</p>
17:20				