# How to prepare your paper for ICEP

### Number of sheet

4 to 6 (max) including figures and photographs.

#### Layouting

See sample. Use letter size paper (or A4 size paper). Allowances are 3.5cm above and 2.3cm left. Text part is 2 columns as shown, excepting for the title, author(s), company name, address and abstract. Printed area is 16.3cm in width and 21cm in heights as shown in the sample. Final printing is made with no size reduction.

#### Letter font

You can use any fonts. 9 to 11 points are recommended. Actual size is varied depending on the font.

These are 10 point Times letters. These are 10 point Arial letters.

#### Title

Title should be printed larger size and capital letters are used at the first letter of each words except for conjunctions and prepositions and articles as shown in the sample.

#### Abbreviations

The full spelling should be shown for abbreviations (in parenthesis) when they appear first in your paper.

#### Trade name and logotype

They shouldn't be used to avoid causing confusion for the audience especially when they are used in the title.

### Citation

Superscript number is put at the cited words and the cited articles are described as follows.

(1) S. H. Freeman, "Microelectronics Technology for Automobile" Journal of Microelectronics, vol.20, pp.15-18, April 1996.

#### Draft

Your draft is not returned. Please take a copy and send the original by February 20, 2009 (Friday).

# Transfer of copyright

Copyright transfer form is attached. Please sign and send back with the draft.

Address for the draft:	Secretariat
	ICEP 2009
	Japan Institute of Electronics Packaging (JIEP)
	3-12-2 Nishiogikita, Suginami-ku
	Tokyo 167-0042, Japan
	Tel: +81-3502-2010
	Fax: +81-3502-2011
	E Mail: icep2009@jiep.or.jp

Thank you for your cooperation ICEP Secretariat

# AGREEMENT FOR TRANSFER OF COPYRIGHT

Copyright to the following article:

Title:

Author:

I hereby transferred to the Organizing Committee of ICEP2009, effective when the article is accepted by the Committee for publication in any of its publications.

(This form is to be signed by at least one of the authors, who agrees to inform the other authors, if any, or if this article has been prepared as a "work for hire" by the author for his employer, this form is to be signed by the employer.)

Signature

Printed Name

Title, if signed by the employer of the author

Date

# 35mm

# Omanic Build-up Packag Paper i Litle in Count Chip Application 1 line space

K. Kobayashi, N. Katagiri, S. Wakabayashi, S. Koyama R&D Dept. Auther(S) rocess, Shinko 1457-5 Wakaho, Kawada, Nagano-Shi, 381-0103 Japan

#### Abstract

A build up package consisting of PPE resin ( Poly-Phenylene Ether ) was developed to mount high pin count chips using flp chip technology. The package was designed to mount 250 ?m full grid array chips, therefore the design rule is as follows, line and space are 45 ?m, via and via land diameter are 50 ?m and 110 ?m respectively. 23mm The reliability result obtained by environ Abstracts (1 weolumn) age satisfied all the requirements because a resin used as core and build up dielectric layer is PPE resin which has good moisture stability, low dielectric constant and proper CTE ( Coefficient of Thermal Expansion ). This paper describes the property of PPE resin, package structure, fabrication process, design and evaluation results of the package.

#### Introduction

Sample

Recently performance of semiconductor chip has been improved Anarching and number of I/O terminal and clock frequency are rapidly increasing mainly in has been introduced.

The package material is changing from ceramic to

stic due to better CTE matching with mother lower trace resistance and lower dielectric constant 63mm veloped and applied to a high pin count flip chip transmit high frequency signals<sup>(2)</sup>. However reliability issues have been big concern to use plastic materials for packages. Recently various kinds of plastic materials have been offered from material suppliers, therefor wider material selection has been Teext (2 columns) Package structure and process

high end application is available. In the near future, high performance chips will appear and need superior materials for **GHz** level signal transmission<sup>(3)</sup>.

In package manufacturing technology, build up process for PCB becomes more popular because it is easy to make fine circuit patterns. In this process, there are two kinds of methods to make via in insulation layers, one is photo via process using photo imaginable resin, another is laser via process using thermosetting resin. The photo process has advantage for mass production ability at low cost, but it lacks for flexibility to modify resin property because photo functional group must exist in resin matrix, on the other hand laser process has advantage for easy modification of resin property but production ability should be improved<sup>(4)</sup>. In this study we selected a laser

52mm

comparison with existing materials.

Among various kinds of resins, PPE has attractive properties such as low water absorption and low dielectric constant, therefore we chose this material as microprocessors and  $ASICs^{(1)}$ . To assemble such a  $\leftarrow$  candidate for packages and tried to modify the high pin coun chips on package, flip chip interconne **7mm** roperties. PPE resin was improved to get proper CTE resin has been supplied from Asahi Chemical.)

> application. The reliability results obtained by environmental tests were satisfactory. The package structure, process, resin property, design rule and

Package structure

Build up layers are laminated on core consisting of several conductive layers with a vacuum hot press.

Fig.1 Cross section feature of build up package



23mm