# **ICEP2009**

# **International Conference on Electronics Packaging**

# April 14(Tue) -16(Thu), 2009

# Kyoto International Conference Center, Kyoto, Japan



The International Conference on Electronics Packaging (ICEP), of 2009 will be held from April 14th to April 16th at the Kyoto Kokusaikaikan, (the Kyoto International Conference Center), in Kyoto, Japan.

University/Plant tours are planned to various places including RITSUMEIKAN University's Micro-system Center and SR Center, as well as the TORAY Engineering Co., Ltd., (Equipment), SONY Mobile Display Corporation (LTPS; Low-Temperature Poly-Silicon), OMRON Corporation Electronic Components Company Micro-devices (MEMS), and KYOCERA SLC Technologies Corporation (PWB). These tours are planned on April 17th and are free of charge. Because the number of participants is limited, advanced registration is required. (early registration will be given priority) Optional tours around Kyoto City are also available for a reasonable fee.

The main focus of the ICEP2009 is "Collaboration". The conference will focus on the collaboration between Science, Engineering and Technology as well as collaboration between other different technologies.

The conference's technical program will include three guest speakers

and 45 technical sessions which include 17 core sessions that focus on recent trends and new areas of technology. The technical sessions include more than 170 technical papers regarding packaging technologies such as SiP/PoP, 3D packaging, and TSV/WLP, as well as Automotive Electronics concerns and information on Materials and Process issues. More than 20 student posters will also be presented. The conference promises to be a great event with something for everyone. Individuals who come to the conference will learn practical and profitable information and be able to participate in open discussions and face-to face communication.

We, the organization committee, are going to change the conference's focus to address what new paradigm shift is necessary in order to face current situations. We are looking forward to welcoming you to the conference.

"Join us and let's discuss JISSO together.", "Let's challenge for global solutions." and "Yes, we can!"

Hideyuki Nishida

ICEP2009 General Chairperson

Hidayuki / achide

Sponsored by:

Japan Institute of Electronics Packaging (JIEP)
IEEE CPMT Society Japan Chapter

Contact:

Secretariat of ICEP 2009

HEP

3-12-2 Nishiogi-kita, Suginami-ku Tokyo 167-0042, Japan http://www.jiep.or.jp/icep/







|                         | Room A   | Room B1  | Room B2  | Room K   |  |  |  |
|-------------------------|--|--|--|--|--|--|--|
| 09:00<br>11:15<br>11:25 | (10:00) [14A-1] High Performance Flip-Chip Packaging 1. Packaging Technologies for High Performance Computing System (Session Invite) J.Imasaka (NEC)/Japan 2. Spatial/Transient Thermal Resistance for High Performance FC Packages (Session Invite) K.Yazawa (SONY)/Japan 3. Facing Issues for Next Generation High Density Build Up Package Fabrication and the Alternative Solutions (Session Invite) S.Koyama (Shinko Electric Industries)/Japan 4. Power Integrity Optimization for a High- performance Microprocessor in Low-cost Systems S.Suminaga, H.Mori, T.Nishio (IBM Japan) /Japan (11:40) | (10:00) [1481-1] Embedded Substrate I 1. WLP-IC Embedded Multi-layer Polyimide Wiring Board S.Okude (Fujikura)/Japan 2. Development of Embedded Passive / Active Devices Technology for Simultaneous Pressing Process H.Kamiya (DENSO)/Japan 3. IMB Technology for Embedded Active and Passive Components in SiP, SiB and Single IC Package Applications R.Tuominen, T.Waris, J.Mettovaara (Imbera Electronics)/Finland  [1481-2] Embedded Substrate II 1. Feasibility Study of Designing RF Band-pass Filters Using Embedded Passives Technique on Organic Substrate KC.Chin (Industrial Technology Research Institute)/Taiwan 2. Experimental Study of High Speed Transmission Performance of Substrate with Embedded Active Device M.Tanaka (Dai Nippon Printing)/Japan 3. Fabrication of Thin-Film Capacitors Using Aerosol CVD for High Performance Ceramic Package Applications S.Wang, A.Hattori, Y.Ozeki, W.Zhang, H.Ogawa (Noda Screen)/Japan | (10:00)  [1482-1] Optoelectronics I  1. Adaptive Quad 10-Gbps Optical I/O Module for Power-Minimized Interconnection  R. Kuribayashi, I.Hatakeyama, D.Inami, T.Hino, T.Sugimoto, K.Kurata (NEC)/Japan  2. Low-Loss, Chip-Based Optical Interconnects on Waveguide-Integrated SLC  S.Nakagawai, H.Numata', Y.Taira', K.Kobayashi', K.Terada', M.Fukui' ('IBM, "Kyocera SLC Technologies)/Japan,  3. Embedded Micromirror Fabricated by Using Liquid Immersion Exposure for Thin Film Optical Interconnects  K.Shimizu, T.Muranishi, J.Inoue, K.Nishio, K.Kintaka, Y.Awatsuji, S.Ura (Kyoto Institute of Technology)/Japan  [1482-2] Optoelectronics II  1. Multimode Polymer Optical Waveguide with Graded-Index Rectangular Cores for Optical Printed Circuit Broad  T.Kosugi (Keio University)/Japan  2. Reflowable Surface Mount Optical Encoder  J.Hane, Y.Kuroda, H.Fujita, T.Ito, I.Komazaki, E.Yamamoto (Olympus)/Japan  3. Reliability Improvement of Optical Devices by Using Newly Developed Highly Moisture Durable Optical Adhesives  S.Mitachi (Tokyo University of Technology)  //Japan | [14K-1] Energy / Environment  1. The IP Landscape for Photovoltaics C.E. Bauer, R.A.Fillion, H.J.Neuhaus (TechLead) //USA  2. Developing Direct Methanol Fuel Cell from Basic Research Results; Process View A.Suominen', R.Jokinen', M.Fonsell', A.Tuominen' ('University of Turku, 'Turku University of Applied Sciences) /Finland  3. Developing Direct Methanol Fuel Cell from Basic Research Results; Technical Aspects R.Jokineri', A.Suominen', M.Fonsell', A.Tuominen', ('University of Turku, 'Turku University of Applied Sciences)/Finland  4. Innovative Jisso Structure by Skeleton Circuit Structure H.Hayashi (The University of Tokyo) /Japan (10:40)  (10:50) [14K-2] Lead Free / Environment 1. Effect of Mn Addition on Properties of Sn-Ag- Cu-In Quatemary Lead-free Solder Alloy A.M.Yu', JK.Kim', JH.Lee', MS.Kim' (Korea Institute of Industrial Technology, 'Seoul National University of Technology, 'Inha University)/Korea 2. Inhibition of Cracking in CueSns Intermetallic Compounds at Sn-Cu Lead-Free Solders and Cu Substrate Interfaces K.Nogita', S.Suenaga', S.D.McDonald', H.Tsukamoto', J.Read', T.Nishimura' ('The University of Queensland, 'Nihon Superior) /Australla, Japan 3. Impact Strength of Sn-Cu (-Ni) Lead-Free Solder Ball Grid Arrays Placed on Cu Substrates H.Tsukamoto', T.Nishimura', S.Suenaga', S.D.McDonald', J.Read', K. Nogita' ('The University of Queensland, 'Nihon Superior) /Australla, Japan 4. Microstructure and Mechnical Properties of Sn-Bi Eutectic Solder S.Sakuyama (Fujitsu Laboratories)/Japan |  |  |  |
| 12:40                   | Lungh  | Lunch time   | Lunch time   | Lunch time   |  |  |  |
|                         | Lunch time Poster Session  | Lunch time Poster Session  | Lunch time Poster Session  | Lunch time Poster Session  |  |  |  |
| 13:40                   |  | Japanese Noh Drama (Room A)  |  |  |  |  |  |
| 13:55<br>14:25          | Welcome Ceremony<br>&<br>Awarding Ceremony<br>ICEP2008<br>(Room A)   |  |  |  |  |  |  |
| 14:25                   | Invited Speeches (Room A)  |  |  |  |  |  |  |
|                         | Packaging Technology Roadmap - An IBM Perspective     Peter Brofman (IBM)      Memory Packaging Strategy with Sophisticated Technology     Takayuki Watanabe (Akita Elpida Memory)   |  |  |  |  |  |  |
| 17:35                   |  | Photovoltaic as An Energy Solution     Tetsuroh Muramatsu (Sharp)  |  |  |  |  |  |
| _                       |  |  |  |  |  |  |  |

Welcome Reception (Banquet Hall "Swan")

#### Room B1 Room A Room B2 Room K [15B1-1] Embedded Substrate Ⅲ 1. Novel Approach in Design and Test of Embedded Capacitors in Organic-based Substrate for Highly Compact RF Systems-in-Package Devices C.Romero, J.Lim, Y.H.Yoon, T.Kim, S.Yi (Samsung Electro Mechanics)/Korea [15A-1] Advanced Packaging I 1. A Reliability Test on PBGA Packaging Through Piezoresistive Stress Sensor [15K-1] Electrical Solutions I 1. Effects of Uni-axial Mechanical Stress on the Scattering Parameters of Metal-oxide-semiconductor Field Effect Transistors [15B2-1] Interconnections I Effect of the Formation of the Intermetallic Commounds between a Tin Bump and an Plezoresistive Stress Sensor C.H.Liu¹, H.Chung¹, D.W.Yang¹, K.F.Tseng², B.J.Lwo¹ ('National Defense University, <sup>a</sup>Chin-Min Institute of Technology)/Taiwan Commpounds between a mill bump and an Electroplated Copper Thin Film on Both Mechanical and Electrical Properties of the Jointed Structures SJeong, K.Suzuki, H.Miura (Tohoku University) Y.Han', M.Koganemaru', T.Ikeda', N.Miyazaki', Y.Kiyotaka', W.Choi', H.Tomokage' (Fukuoka Industry Science & Technology Foundation, "Fukuoka Industrial Technology Center, "Kyoto 2. Evaluation of the Effect of Packaging Process S.Jeon; /Japan Evaluation of the Entect of Packaging Proces Parameters on Semiconductor Devices with Low-k Conductive Layers T. Yamada', M.Masumoto', O.Horiuchi', H.Tomokage' ('Fukuoka Industry, Science & Technology Foundation, "Fukuoka Listingstry Logo." 2. Electrodeposition of High-k Titania Thin Films Comparison of Thermal Fatigue Life of SAC Solder Joints and SnPb Solder Joints with Various Stress Ranges SwR.Lee, C.Yang, Y.S.Chan (Hong Kong University of Science and Technology)/Hong Kong University, 4Fukuoka University)/Japan for Embedded Capacitors B.K.Roy, J.Cho (State University of New York Bandwidth Simulation for High Speed Memory C.-P.Chen, J.-H.Cheng, W.-J.Fan, N.-C.Lin, T.-F.Su (Powertech Technology)/Taiwan Binghamton)/USA University)/Japan The Nanotransfer Technology of the PZT Capacitor for the Application of Embedded Thermomigration in Eulectic SnPb Solder Joint Y.Tao', Q.Cheng', G.-R.Tang', B.Wang', B.An', F.-S.Wui', Y.-P.Wui'- ('Huazhong University of Science and Technology, Wuhan National Laboratory for Optoelectronics)/China Preliminary Study and Design of CMOS Diode for Electrostatic Discharge Protection N.F. Muhammad, A. Ibrahim, A.R. Ahmad, M.R. Yahya (Telekom Research & Development) The Solder Blister Control for Lead Frame Substrate S.Makino, M.Ichiki, R.Maeda, T.Suga (The Packages J.W.Chen<sup>1</sup>, S.Lee<sup>1</sup>, B.Appelt<sup>2</sup>, A.Tseng<sup>6</sup> University of Tokyo, AIST, JST-CREST)/Japan (1Advanced Semiconductor Enginrrring, <sup>2</sup>ASE(US))/Taiwan, USA First Generation of Stretchable No-Light Emitting Display Based on Stretchable Electrical Characterization of Micro Spring Probe Card for Wafer Level Testing Concave Shape in Gold-Solder Interconnection [15B1-2] LED Refraction Index, Transmittance and Shape Dependence of Light Extraction from Near-ultraviolet Light-emitting Diode H.Hayashi (Yamaguchi University)/Japan J.-Y.Park, E.-J.Choi, S.-C.Lee, Y.-B.Sun (Kyonggi Electronic Technologies for Textile Application A.Fabrice (IMEC)/Belgium H.-Y. Chang (Advanced Semiconductor University)/Korea Engineering)/Taiwan 10:50 [15A-2] Advanced Packaging II 1. Low-Temperature Wafer Bonding by Ar-Beam Surface Activation Y.-H.Wang, S.Taniyama, T.Suga (The University A Target Impedance Profile of Power Distribution System Considering On-Chip Model N Takahashi<sup>1</sup>, K Kagawa<sup>2</sup>, K Hoshino<sup>3</sup> (¹IBM Japan, <sup>2</sup>ATE Service, <sup>3</sup>Shibaura Institute of [15B2-2] Interconnections II Development of Ultrasonic Flip-Chip Bonding Interconnection Technologies for COB Modules K.Marusaki (Sharp)/Japan Luminous and Thermal Characteristics of High Power Near-ultraviolet LED Packages with Various Chip Arrangemants K.Kamon (Yamaguchi University)/Japan of Tokyo)/Japan Technology)/Japan 2. Chip-on Flex(COF) Bonding Technology Using (11:05)Crip-on Flex(CUF) Bonding lectrinology Using Tin Bumps and Non-Conductive Adhesives (NCAs) for CMOS Image Sensor Device K.-M.Harr<sup>1</sup>, D.-H.Kim<sup>1</sup>, Y.-M.kim<sup>1</sup>, H.-Y.Cho<sup>1</sup>, C.-B.Lee<sup>2</sup>, J.-G.Kim<sup>2</sup>, S.Y<sup>2</sup>, Y.-H.kim<sup>1</sup> ('Hanyang University, "Samsung Electro-Mechnics)/Korea Wafer-to-Wafer Alignment Using Moire Pattern and its Interests for 3D Integration C.Wang, T.Suga (The University of Tokyo) (Incomp.) (Incomp.) Analysis of Thermal Performance for High Power Light Emitting Diodes Lighting Modulus W.-H.Chi, T.-L.Chou, C.-N.Han, S.-Y.Yang, K.N.Chiang (National Tsing Hua University) (11:13) [15K-2] Electrical Solutions II The Possibility of JISO using Micro Contact S.Yoshida, S.Murata, K.Soeta (ALPS A Multilayer Process for 3D-Molded-Interconnect-Devices to Enable the Assembly of Area Array Based Package Types T.Leneke (Otto-von-Guericke University of Electric)/Japan Evaluating the Performance of Thermosetting Thick Film Pastes for the Manufacture of Low Cost, Insulated Aluminum Substrates for Use as Integrated Heat Sinks for High Intensity LEDs K.Takarabe (ESL Nippon)/Japan Resins under Ultrasonic Bonding Process S.H.Huang', H.C.Chen', C.L.Chung', S.L.Fu', S.C.Ho', A.H.Liu', Y.J.Lee' (1-Shou University, "ChipMOS Technologies)/Taiwan High-speed Intra-Body Transmission System Using 2 - 28 MHz OFDM Modulation F.Koshiji, S.Takenaka, K.Sasaki (The University of Tokyo)/Japan 4. 3D Packaging: up to 30 GHz for Integrated The Behavior of Thermal and UV Degradiation between LED Encapsulation and their Devices C.-W.Hsu, C.-H.Lin, H.-T.Li, S.-C.Huang, K.-C.Chen (Industrial Technology Research Institute)/Taiwan 4. An Anisotropic Conductive Adhesive Improved 3. RFID and its Applications in Tourism Antenna Front-Ends C.Drevon<sup>1</sup>, B.Bonnet<sup>1</sup>, P.Monfraix<sup>1</sup>, R.Chiniard<sup>1</sup>, An Anisotropic Conductive Adnesive Improved by Carbon Nanotubes and Its Application on RFID Tag Inlays Packaging X.-H.Cai', B.An', F.-S.Wu', Y.-P.Wu'.<sup>2</sup> ('Huazhong University of Science and Technology, 'Wuhan National Laboratory for Optoelectronics)/China T.Hu (Aizu University)/Japar C.Val<sup>2</sup>, H.Legay<sup>1</sup>, P.Couderc<sup>2</sup>, J.-L.Cazaux (<sup>1</sup>Thales Alenia Space, <sup>2</sup>3DPlus) /France 12:30 Lunch time Lunch time Lunch time Lunch time Poster Session Poster Session Poster Session **Poster Session** 13:30 [15B2-3] Interconnections Ⅲ 1. The Semi-experiment Analysis of the Wire Sweep of a Wire Bond during the Transfer Molding Process H.-K. Kung¹, H.-S. Chen¹, H.-C. Hsu² ('Cheng Shiu University, 'I-Shou University)/Taiwan [15B1-3] Printed Electronics I 1. Printable Electronics on Flexible Substrate by Inkjet Technology (Session Invite) S.Nishi (Konicaminolta IJ Technologies)/Japan 13:30 [15A-3] 3D/TSV I [15K-3] Mechanical Solutions SK-3J Mechanical Solutions Measurement of Three-dimensional Surface Displacement Using the Digital Image Correlation with AFM Images N.Shishido, T.Ikeda, N.Miyazaki (Kyoto University)/Japan Integration of Compliant Bump with Through-Si-Via Technology and Its Application Back-Side Illuminated CMOS Image Sensor(Session Invite) Palm Top Sized Super Fine Inkjet System and Mask Less Direct Patterning (Session Invite) K.Murata, K.Shimizu (Advanced Industrial Science and Technology)/Japan T. Asano<sup>1</sup>. N. Watanabe<sup>2</sup>. I.Tsunoda<sup>2</sup>. Y.Takao<sup>1</sup> T.Asano', N.Watanabe', I.Tsunoda', Y.Takao', K.Tanaka', T.Higashimachi', Y.Yamaja', M.Aoyagi', T.Kyotani', H.Arao', Y.Kimiya', K.Fukunaga', A.Ikeda', Y.Kuroki', T.Tsurushima' ('Kyushu University, Tukuoka Industry Science & Technology Foundation, "Kyushu Sangyo University, Scienciasimania (MST) BMT, "ICC 2. Micro-bumping Technology by PPS Method K.Tsuruta (Senju Metal Industry)/Japan Multi-angle View Visual Inspection of Solder Joints with Neural Networks M.Matsushima (Osaka University)/Japan Flip Chip Assembly on 50-um-pitch Pads Soldered with Precoat by Powder Sheet 3. Electric Conductive Film Formations by Ink-jet Package Warpage Simulation Using FEM Visco-Elastic and Cure Degree Coupling University, \*Sojo University, \*AIST, \*PMT, \*JGC Catalysts and Chemicals, \*Yoshidama Surface using Individually Dispersed Nanoparticle Ink formed by Gas Evaporation Method (Session H.Noma (IBM Japan)/Japan Finishing) /Japan Investigation on Wet-Chemical Surface-I.Hirata (NEC)/Japan Cleaning of Au Bump for Low-Temperature Chip Stack-Bonding Using Compliant Bump T.Mori', N.Watanabe<sup>2</sup>, T.Asano' ('Kyushu University, <sup>2</sup>Fukuoka Industry Science & M.Oda (ULVAC)/Japan 3D Packaging and Interconnect Technologies at CEA-Leti Minatec (Session Invite) M.Scannell (CEA-Leti)/France 4. Numerical Simulation of Variable Frequency Microwave Curing of Underfill Materials "T.Tilford', K.I.Simclair', C.Bailey', M.P.Y.Desmulliez' ('University of Greenwich, "Heriot-Watt University)/UK 4. Inkjet Printing of Silver Nanopaste for Printed Electronics (Session Invite) 3. TSV and Wafer Level Packaging Approaches S.Abe (Harima Chemicals)/Japan Technology Foundation)/Japan to 3D Packaging E.J.Vardaman (TechSearch International)/USA 5. Formation of Micro Au Bump Array for Flip-Chip Bonding using Electroless Au Deposition T.Yokosima¹, K.Nomura¹¹², Y.Yamaji¹, K.Kikuchi¹, H.Nakagawa¹, K.Koshiji¹, M.Aoyagi¹³, R.Iwai³, T.Tokuhisa¹, M.Kato¹ ('National Institute of Advanced Industrial Science and Technology, \*Pokyo University of Science, \*Kanto Chomizol Marcan. Silver and Copper Nanoparticles and Their Application to Wring Formation and Joining (Session Invite) M.Nakamoto (Osaka Municipal Technical 5. Substrate Trapezoidal Trace Shape Modeling 4. Thermal Characterization of a Three-L.C.Kim, B.J.Kai (Intel Microelectronic)/Malaysia dimensional (3D) Chip Stack K.Matsumoto, Y.Taira (IBM)/Japar Research Institute)/Japan 5. Bonding Strength Estimation of BCB Dielectric Film in 3D Stacked IC Packages M.-C.Hsieh, C.-Y. Cheng, W.Lee, R.-M. Tain (Industrial Technology Research Institute) Chemical)/Japan /Taiwan 15:45 [15A-4] 3D/TSV II [15K-4] Thermal Management I 1. Thermal Design of RGB LED Modules A.Andonova, N.Kafadarova (Technical University Sofia)/Bulgaria שריאט II Inter Chip Fill for 3D Chip Stack A.Horibe, F.amada, J.Knickerbocker, C.Feger (IBM)/Japan [15B1-4] Printed Electronics II [15B2-4] Interconnections IV Advantages of Ink-Jet Printing in LTCC Production Technology (Session Invite) Y.Kawamura (KOA)/Japan Room Temperature Sintering and Bonding with Ag Nanoparticle Paste D.Wakuda, K.-S.Kim, K.Suganuma (Osaka University)/Japan Comprehensive Thermomechanical Lifetime Calculation of a Soldered Assembly G.Massiot, M.Grieu, O.Maire, C.Munier (EADS Die-cracking Evaluation of Silicon Chip Coverd with Polymer Film for 3D Chip Stacking Embedded Passives with High Precision and Wide Range Build on Plastic Substrates Fablication of Large-scale Nanoparticle Array using Combination of Self-assembly and 2-step Transfer K.Sugano, T.Ozaki, R.Hiraoka, T.Tsuchiya, O.Tabata (Kyoto University)/Japan Packages C.-J.Wu¹, M.C.Hsieh², K.N.Chiang¹ (¹National Tsing-Hua Univercity, ³Industrial Technology Research Institute)/Taiwan M.Nakayama (NY Industries)/Japan France)/France Advanced Fine Line Thick Film Conductors 3. Experimental Simulative Analysis for Thermal Performances of Vertical Stacked Die with High Conductivity and Solderability Build by Screen-printing D.K. Numakura (DKN Research)/USA 3. Characterisation of Through Silicon Via (TSV) Processes Utilising Mass Metrology L.Curnane, A.Kiermasz, G.Ditmer (Metryx) /UK 3. Direct Bonding to Aluminum Utilizing Silveroxide Particles Y.Yasuda, E.Ide, T.Morita (Hitachi)/Japar 17:00 [15K-5] Thermal Management II 1. Radiation Cooling Effects on LSI Chip Temerpature with an Alumina Heat Sink of High Infrated Emmisvity Material K.Shinagawa', M.Nishimura', S.Hirokawa', Y.Muto' ('Canon Marketing Japan, \*NISHIMURA PORCI EANN/Japan 17:10 [15A-5] 3D/TSV III 1. Cost Effective PVD Solution which Enable TSV Integration in the Emerging 3-D Market B.Ninan, A.Wang (Tango Systems)/UK [15B1-5] Printed Electronics Ⅲ 1. Fabrication of RF Circuit Structures on a PCB Material by Inkjet Printing and Electroless [15B2-5] Interconnections V 1. Quantitative Measurement of Air-gap of Silicon/Silicon Interfaces M.M.R.Howlader, M.G.Kibria, F.Zhang, T. Suga Plating A.Sridhar<sup>1</sup>, M.Perik<sup>2</sup>, J.Reiding<sup>2</sup> (<sup>1</sup>University of Twente, <sup>2</sup>Saxion Hogeschool)/The Netherlands (McMaster University)/Canada Delivering High Reliability from a Wafer-Scale, Chip-Sized Package Incorporating a Through Silicon Via Solution 2. Evalution of Electric Contact Phenomena under PORCLEAN)/Japan Effects of Cold Crystallization on Morphology and Thermal Charctterstic of Poly (9, 9-di-n-octyl-2, 7-fluorene)(PFO) B.-Y.Su', H.C.Chen', C.L.Chung', S.L.Fu', C.-Y.Ou' ('I-Shou University, 'Research Alliance Taiwan TFT LCD Assciation)/Taiwan Small Contact Load O.Mukhtar (Osaka University)/Japan Emissivity Stability Investigation of Substrates M.Kriman (Tessera)/Israel and Lavers in Microelectronics V.Videkov, A.Andonova, N.Kafadarova (Technical University Sofia)/Bulgaria 3. Development of Interconnect Technology in 25 3. True 3D Through Hole Interconnections Micron Pitch for Low Cost CoC(Chip on Chip) T.Norimatsu (Fujitsu Microelectronics)/Japan H.Wakioka (Fujikura)/Japan 3. Precursor Monitoring Approach for Reliability (18:25) 4. Open Lead Detection Circuit for QFP ICs Using Pattering of ITO Microwire Using Laser-induced Thermal Printing Method S.Iwasaki', T.Sano', S.Katsura', K.Yoshida', A.Nakayama', A.Hirose' ('Osaka University, 'Nippon Denki Kagaku, 'General Technology, 'Ion Technology Center)/Japan 8-25) Assessment of Cooling Fans T.Shibutani<sup>1</sup>, H.Oh<sup>2</sup>, M.Pecht<sup>2</sup> (<sup>1</sup>Yokohama National Logic Gates as Open Sensors M.Hashizume (University of Tokushima)/Japan University, <sup>2</sup>University of Maryland)/Japan, USA 4. Design and Optimization of 3D Manifold of Microchannel Heat Sink using the Porous Media Approach L.F.Yau (Nationa University of Malaysia)

|                | Room A   | Room B1   | Room B2  | Room K   |
|----------------|--|---|--|--|
| 10:40          | [16A-1] SiP/PoP Advanced Assembly I  1. PoP Technology for Mobile Phone Manufacturing – Past, Present and Future (Session Invite) Y.Wada (Nokia Japan)/Japan  2. 3D Technology Roadmap and the Global Competition (Session Invite) H.Nakajima (NEC Electronics)/Japan  3. Flip Chip SiP and Advances (Session Invite) H.Shimamoto (Renessas)/Japan  4. (Session Invite) A New Novel Dual Face Package M.Ishihara (Kyushu Institure of Technology) /Japan   | [16B1-1] Material I  1. Low-temperature Curable and Electrically Conductive Paste for Touch Panels and LCD Panels J.Bai, R.Chu, S.Gupta (Henkel Japan)/Japan  2. The Effect of Conductive Particle Parameters on Electronical Conductivip In Anisotropic Conductive Film Joints JH.Kuang, CM.Hsu (National Sun Yat-Sen Universitiy)/Taiwan  3. Study of the Filler Effect on the Effective Thermal Conductivity of Thermal Conductive Adhesive Y.Zhang', C.Yue', J.Liu¹², Z.Cheng², JY.Fan¹ (Shanghai University, "Chalmers University of Technology)/China, Sweden  4. Thermal Conductivity of Electrically Conductive Adhesives Containing Fillers with Multi-modal Paricle Size Distibutions M.Inoue', J.Liu¹² (Cosaka University, *Chalmers University of Technology, *Shanghai University) /Japan, Sweden, China   | [16B2-1] MFG/Process I  Design of Experiment (DOE) Study for the Optimization of Lapping Process of GaAs Wafer for Wireless Device Application N.H. Ghazali, N.A. Omar, N.A. Ngah, A. Dolah, M.R. Yahya (Telekom Research & Development) Malaysia  A Forming Method of Cavity Structure with LTCC Substrate Using Photo Resist Film Y.Akagi (Nihon University)/Japan  Inductive Modeling of Laser Trimming of Film Resistors J. Autonov (The Ulyanovsk State Technical University)/Russia  Influence of Deformation of Single Crystalline Copper on its Surface Activated Bonding at Room Temperature R. Takagishi, M.Akaike, T.Suga (The University of Tokyo)/Japan   | [16K-1] RF / RFID I  1. Experimental Study of the Isolation Performance of 0.18-um CMOS RF Bond Pad M.A. Ismail, N.F. I. Muhammad, A.I.A.Rahim, M.R. Yahya, A.F.A.Mat (Telekom Research & Development)/Malaysia  2. The Thin Type Electromagnetic Wave Absorption Wall Having Optical Ray Passage Property Y.Okano (Musashi Institute of Technology)/Japan  3. Development of System that Recognizes Conglomerate RF-ID Tag in UHF Band M.Ochiai (Musashi Institute of Technology)/Japan  4. Development of Small Tunable Antenna for Multi-frequency Band H.Fukasawa (Musashi Institute of Technology) /Japan   |
|                | [16A-2] SiP/PoP Advanced Assembly II Cold Stud Bumps for Hight Performance Flip Chip Packages W.Chen', K.Shen', A.Wang', Y.Lai', B.Appelt², A.Tseng' ('Advanced Semiconductor Enginrring, *ASE(US))/Taiwan, USA  2. Novel Compact Connector for PoP and BoB Applications KS.Choi', HC.Bae', DS.Jun', JT.Moon', KB.Cha², DY.Kim², YLJun', ('Electonics and Telecommunications Resarch Institute, "Unisemicon)/Korea  3. Wettability and Reliability on Double Side Assembly with MPS-C2 Flip Chip Technology H.Noma, Y.Oyama, H.Nishiwaki, M.Takami, T.Takatani, K.Toriyama, Y.Orii (IBM Japan) /Japan  4. Effect of Packaging Process Parameters on the Damage of Semiconductor Device with Low-k Materials M.Masumoto¹, O.Horiuchi², T.Yamada², J.Morishita², W.Choi², H.Tomokage¹ ('Texas Instruments, *Fukuoka Industry, Science & Technology Foundation, *Walts, *Fukuoka University)/Japan  | [1681-2] MEMS / TSV Key Technologies  1. Micropump with Cross-junction Channels for Application in Gas Rate Sensor V.T.Dau, K.Tanaka, S.Sugiyama (Ritsumeikan University)/Japan  2. An Investigation into Deep RIE-based Through-Si-Via(TSV) Microfabrication for 3-D System-in-package(SiP) Integration for 3-D System-in-package(SiP) Integration M.Miao <sup>13</sup> , Y.Jin <sup>1</sup> , H.Liao <sup>1</sup> , L.Zhao <sup>1</sup> , Y.Zhu <sup>1</sup> , X.Sun <sup>1</sup> ('Peking University, 'Beijing Information Science and Technology University)/China  3. Cu Fill Properties in the High Aspect Ratio Through Si Via Hole by Electroless Plating F.Inoue <sup>1</sup> , K.Yamamoto <sup>2</sup> , S.Tanaka <sup>2</sup> , Z.Wang <sup>2</sup> , S.Shingubara <sup>3</sup> ('Kansai University, 'National Institute of Communication Technology, 'Shaansi Normal University)/Japan, China  4. Electrohydrodynamic Micropumps for Electronic Chip Cooling Applications (Session Invite)  P.R.Selvaganapathy, C.Y.Ching(McMaster University)/Canada | 1. Studies on Low-temperature Direct Bonding Methods of PMMA and COP Using Surface Pretreatment H.Shinohara, J.Mizuno, S.Shoji (Waseda University)/Japan  2. High Reliability Encapsulant Liquid Resin for SIP - The Simultaneous Process of over Mold and Underfill by VPES(Vacuum Printing Encapsulation Systems) K.Nagai, Y.Ishikawa, A.Okuno (SANYU REC) /Japan  3. A Novel Metal-to-metal Bonding Process Utilizing Low-temperature Sinterability of Ag2O derived Ag Nanoparticles N.Takeda', H.Tatsumi', Y.Akada', T.Ogura *¹, E.Ide', T.Morita', A.Hirose¹ ('Osaka University, Hitachi')/Japan  4. Assembly Technique of 0402size Chip on Flexible Printed Circuits T.Kitada (Fujikura)/Japan.  | [16K-2] RF / RFID II  1. Development of the Meosurement System of Sheet Resistance at Microwave Frequency Range Using DFFC  1. Tosaka, A Nishitaka, K.Fukunaga, Y.Yamanaka (NiCT)/Japan  2. Evaluation of High Frequency Characteristics of FPC during Bending  1. Tranaka (Nitto Denko)/Japan  3. Utilizing Scalable Model to Fast Synthesize High Performance RF Integrated Passive Circuits Applited to SiP Module  1. CC.Wang, HA.Yangi, J.Chent, TC.Lint, CT.Chint, SM.Wut, CW.Kuot, CP.Hungi ('Advanced Semiconductor Engineering, "National University of Kaohsiung, "National Sun Yat-Sen University)/Taiwan  4. High Performance RF Intergreted Possive Circuits Design on Glass Wafer  1. CC.Wangi, HA.Yangi, J.Chent, MH.Lif, CT.Chint, SM.Wut, CW.Kuot, CP.Hungi ('Advanced Semiconductor Engineering, "National University of Kaohsiung, "National Sun Yat-Sen University)/Taiwan  5. Band Pass Filter Design and Optimization on High-Resistivity Silicon for 5GHz RF Front End Receiver  1. Tranaka (National Sun Yat-Sen University)/Japan  (12:55)  |
| 12:30<br>13:30 | Lunch time<br>Poster Session   | Lunch time<br>Poster Session  | Lunch time<br>Poster Session   |  |
| 13:30          | [16A-3] Fine MEMS I  1. Nano-mechanical Structure Fabrication  | [16B1-3] Automotive Electronics, Future<br>Requirements   | [16B2-3] MFG/Process II  | Lunch time<br>Poster Session   |
| 15:10<br>15:20 | Technology for Highly Integrated, Complex MEMS (Tentative) (Session Invite)  1. Shimoyama (The University of Tokyo)/Japan (Tentative)  2. High Density Integration Technology with Laser Assisted Inkjet Writing (Session Invite)  J.Akedo (National Institute of Advanced Industrial Science and Technology)/Japan  3. Highly Integrated MEMS-Pseudo-SOC Technology (Session Invite)  H.Yamada (Toshiba)/Japan (14:45)  [14:455)  [16A-4] Fine MEMS II  1. High Density Packaging Technology Using Low Temperature Chip Stacking for Fine-MEMS (Tentative) (Session Invite)  M.Koyanagi, T.Fukushima, T.Tanaka (Tohoku University)/Japan (Tentative)  2. Mass-production Technology for Vertical Integrated MEMS (Session Invite)  S.Lee (OMRON)/Japan  | Launch-up of Adopting BGA into Engine ECU in Japan (Session Invite) H.Ueda (SemiConsult)/Japan      Development of IGBT Power Module with Anodized Metal Substrate (AMS) for Hybrid Electric Vehicle (HEV) Application (Session Invite) S.Gao, J.Kim, D.Yoo, S.Choi, S.Yi (Samsung Electro-Mechanics)/Korea      Design Concepts of New Components for Next Generation Automotive Power Electronics (Session Invite) T.Tominaga (CalsonicKansei)/Japan      Ink Jet Marking on Bare Die for Chip Traceability (Session Invite) H.Kawaguchi (Toray Engineering)/Japan      [16B1-4] Automotive Electronics, Challenges     Thermal Management of LED Headlamp System (Session Invite) S.Gao, S.Shin, Y.Lee, J.Kim, S.Choi, S.Yi (Samsung Electro-Mechanics)/Korea  | Engine ECU  1. Die Product Assembly on Flex Substrate T.Onishi (Grand Joint Technology)/Hong Kong 2. Investigation of Flip Chip Bonding with NCF N.Asahi, K.Fujimaru, T.Nishiyama, K.Kasumi, K.Matsumura, T.Nonaka (Toray Industries) //Japan  3. Flip Chip Bonding with Elasticity Bonding System (EBS) Method R.Kojima (Sony Chemical & Information Device) //Japan  4. Effect of the Excimer Irradiation Process on the Interconnection of Flip Chip Bonding K.Sakuma¹², N.Naga¹², J.Mizumo¹, S.Shoji¹ ("Waseda University, "IBM)/Japan  4. Impa Sold Finis F.Ka Badlamp Ji, S.Yi Ji Microstructural and Dielectric Characterization of Alumina-Based LTCC Materials A. Ibrahim¹, R.Alias¹, M.H.A.R.M.Ahmad², C.S.Mahmood² M. R. Yahwa¹ & A. E. Mat¹ Sold Sold Sold Sold Sold Sold Sold Sold                                  | (13:55)  [16K-3] Reliability 1. Failure Analyses and Lifetime Parameters for Lifetime Monitor of VIA Structures on Printed Circuit Boards M.Pujino, T.Suga (The University of Tokyo) /Japan 2. Study on Improving the Drop Impact Reliability of Plastic Core Solder Ball RD.Sun, N.Okinaga, K.Matsushita, M.Okuda (Sekisui Chemical)/Japan 3. Solder Joint Lifetime Evaluation of WLP and Cause T.Matsuzaki (CASIO COMPUTER)/Japan 4. Impact Reliability Studies of Sn-Ag-Cu-Ni BGA Solder Joints on Electroless Ni-P/Au Surface Finish F.Kawashiro (NEC Electronics)/Japan 5. Effects of Multiple Reflows on Interfacial Reactions and Shear Strength of SnAgCu Sojder Joints with Cu-Zn Wetting Layer Y.M.Kim, S.W.Ma, YH.Kim (Hanyang University) /Korea (16:00) (16:10) [16K-4] Material II 1. Eco-fabrication of Noble Metal Nanoparticles by Metal Oxide and Home Electronics Appliances Y.Hayashi¹, M.Inoue³, I.Narita³, H.Takizawa¹, K.Suganuma³ ("Tohoku University)/Japan 2. Preparation and Optical Properties of 30 and 60nm Co3O4 Nanowires YC.Chen (Feng-Chia University)/Taiwan 3. Molecular Modification of PCB Substrates: Demonstration of HAST Survivability of Fine- Line Pattermed Structures S.Shi, T.Wei, Z.Liu, C.Rhodine, W.Kuhr (ZettaCore)/USA 4. Development of Thick Resist for Solder Bump K.Mori (JSR)/Japan 5. High-speed Power Supply System by Low Characteristic Impedance Transmission Lines Using Metamaterials K.Hashimoto¹, Y.Akiyama¹, T.Kawaguchi², K.Tahara², K.Otsuka¹ ('Meisei University, 'Shin- Etsu Polymer)/Japan (18:15) |
|                | 3. Wafer-Level Bonding Technology for Different Materials (Session Invite) E.Shimizu, T.Suyama, R.Ohta (Olympus)/Japan (16:10)  (16:20)  (16:20)  (16:25)  (16:20)  (16:26)  (16:27)  (16:28)  (16:29)  (16:29)  (16:29)  (16:29)  (16:20)  ( | Pb-free High Temperature Solder Joints for Power Semiconductor Device (Session Invite) Y.Yamada', Y.Takakut', Y.Yagi', I.Nakagawa', T.Atsumi', M.Shirai', I.Ohnuma', K.Ishida' ('Toyota Central Research & Development Laboratories, "Tohoku University CREST-JST, "Toyota Motor, "Tohoku University)/Japan     High Relaibility Solder for Car Electronics (Session Invite) M.Ueshima (Senju Metal Industry)/Japan     Drop Impact Reliability and Thermal Cycle Resistivity of Low-Ag Content Sn-Ag-Cu Solders (Session Invite) T.Sasaki (Nippon Steel)/Japan   | C.S.Mantinoor, M.R. Yanya', A.F. A.Mat' ('Telekom Research & Development, 'MTEC) /Malaysia  2. Thermal Conductivity Characterization of AlzOs-SiOz-PbO-MgO Tape System for High Frequency Substrate R.Alias, A.Ibrahim, S.M.Shapee, Z.Ambak, Z.M.Yusoff, M.R.Saad (Telekom Research & Development)/Malaysia  3. Multi-layer Thick Film Circuits with Silver Via Holes Built by All Screen-printing Process J.Ruflange (DKN Research)/USA (16:35) (16:45) [1682-5] Substrate II 1. Reliability of Rigid to Flex Interconnection after Reflow K.Kawate (Sumitomo 3M)/Japan 2. Low Transmisson Loss and Excellent Heat Resistance Material for Muti-layer PCBs Y.Kitai (Panasonic Electric Works)/Japan 3. Development of High Density All Layer IVH PWB with Cavity Structure K.Honjo (Panasonic Electronic Devices)/Japan (18:00) |  |

 Prediction of EM Radiation from a Printed Circuit Board Driven by Differential-Signaling Y.Kayano, H.Inoue (Akita University)/Japan

# ☐Session; Invited Speeches



Dr. Peter Brofman (IBM) Packaging Technology Roadmap - An IBM Perspective

Microelectronic packaging of semiconductor devices is at a crossroad. Conventional scaling of integrated circuitry, which has dominated this industry for over 40 years, has effectively ended. Innovation in materials, design, and packaging will be the engine that will drive the continued performance/cost improvement curve that our customers have come to expect. In this paper, we will examine industry direction in packaging at a high level, and then take a detailed look from an IBM perspective. The latter clearly has a mid- to high-end focus, with an emphasis on the server application application space, although IBM does participate in both games and ASICs markets. From that perspective, we observe a triple convergence of challenges: i) power / thermal management, ii) thermo-mechanical chip-package interaction, and exponential growth in electrical signal bandwidth. These challenges are made more complex by external forces, such as the requirement toward Pb-free materials; use of energy saving system on/off algorithms, and the like.

After exploring the drivers behind the triple convergence, we discuss key examples of technology solutions now being developed to address each of these key challenges, looking at both IBM as well as industry approaches. As noted in last year's keynote address, it is observed that conventional corporate R&D is in general ill-prepared to fund the scope of projects required to address these challenges. Several development business models aimed at addressing this issue will be briefly contrasted. Specifically, IBM and New York State, US have recently announced plans to launch a collaborative Advanced Packaging Development Center, in coordinate with the College of Nanoscale Science & Engineering (CNSE) at Albany State University. The new center will leverage multiparty joint development alliances, similar to the highly successful semiconductor R&D center already established at CNSE. Details of the new Center's mission and status will be discussed.



Mr. Takayuki Watanabe (Akita Elpida Memory) The Memory Packaging Strategy with Sophisticated 3D Technology

This paper will discuss memory package technology trend as introducing some new memory package solutions and next generation package.

Currently FBGA (Fine Pitch Ball Grid Array) as commodity memory package is popular in PC/server application area etc. On the other hand, packaging trend for mobile phone, smart phone or digital consumer application requires smaller, thinner and more multi-die/package solution as MCP, PoP and SiP from space or height constraint on application board. But these are still evolved or innovated toward much smaller, much thinner and much multi-die package.

As "Much smaller package technology", this candidate is ideally WLCSP(Wafer level Chip Scale Package). But this CSP is not with big position due to less size compatibility and standardization issue. ALCSP(Advanced Laminated CSP) is introduced here as suitable CSP for semiconductor memory without wafer yield concern on behalf of WLCSP.

As "Much thinner package technology", this requires much thinner die thickness. The thinner package and die are, the more package warpage and memory characteristics instability as refresh time of DRAM are influenced. These might come from mechanical stress due to the difference among thermal expansion characteristics of imbalanced package structure. Here is some package structure approaches to improve and minimize package warpage or memory characteristics influence.

As "Much multi-die package technology", innovative new packaging technology with TSV CoC(Chip on Chip technology with Through Silicon Via) will lead future advanced packaging on behalf of MCP(Multi Chip Package) and SiP(System in Package). Here is new ultra large capacity DRAM consist of multi DRAM cores and interface chip with Copper base TSV interconnection.



#### Dr. Tetsuroh Muramatsu (Sharp) Photovoltaic as An Energy Solution

Ever since the industrial revolution, human civilization has continued to evolve through the invention and spread of technology, be it means of transportation such as automobiles, ships, and planes, or other developments such as communications, broadcasting, and electronics products. In particular, a ubiquitous society centered around developments like the Internet and mobile phones has brought the world closer together. The energy driving all of these developments is solar power and the Earth's minerals. As the world's population increases and civilization's growth slows down, humankind is facing the depletion of fossil fuels and minerals. Today, it has become crucial that we strive to efficiently create electricity from the sun, wind, water, and heat, and distribute this electricity evenly throughout the world. Key to this will be highly efficient solar cells and storage batteries, as well as low-load turbines. In this lecture, we would like to talk about the outlook for solar power generation, what must be done to spread its use, and how this can be done. We will also touch on how electronic packaging technology holds the key to supporting solar power generation.

# Oral Session (more than 170 technical papers)

O.Kato<sup>1</sup>, Y.Kimura<sup>1</sup>, M.Chino<sup>2</sup>, S.Izawa<sup>2</sup> (<sup>1</sup>Kogakuin University, <sup>2</sup>Misuzu

Filler Motion Dynamics in Resin for Flip Chip Micro Interconnects by

K.Ohta, K.Fujimoto, M.Matsushima, K.Yasuda (Osaka University)

3D/TSV\* / Automotive Electronics, Challenges\* / Automotive Electronics, Future Requirements\* / Embedded Substrate\* / High Performance Flip-Chip Packaging\* / Fine MEMS\* / Assembly Technology for MEMS\* / MEMS/TSV Key Technologies\* / Printed Electronics\* / SiP/PoP Advanced Assembly\* / Advanced Packaging / Electrical Solutions / Energy/Environment / Interconnections / LED / Lead Free/Environment / Material / Mechanical Solutions / MFG/Process / Optoelectronics / Reliability / RF/RFID / Substrate / Thermal Management

\*Core Session

## **Poster Session** (20 Posters)

Industries)

Self-organization Assembly

|      | 201011 (20101010)   |      |  |
|------|---|------|--|
| P-01 | Reliability Evaluations of Flip Chip Packages Using the Digital Image Correlation Method and the FEM Analyses   | P-11 | Comparison of Erosion Rates of SUS304 and SUS316 Stainless Steel by Molten Sn-3Aq-0.5Cu Solder   |
|      | T.Kanno <sup>1</sup> , N.Shishido <sup>1</sup> , T.Ikeda <sup>1</sup> , N.Miyazaki <sup>1</sup> , H.Tanaka <sup>2</sup> , T.Hatao <sup>2</sup> ( <sup>1</sup> Kyoto University, <sup>2</sup> Sumitomo Bakelite) |      | K.Sumiyoshi <sup>1</sup> , I.Shohji <sup>1</sup> , M.Miyazaki <sup>2</sup> , ('Gunma University, <sup>2</sup> Nagano Oki Electric)                   |
| P-02 | Packaging Stress-induced Shifts of the Electronic and Optical Characteristics of Thin Film Devices Used for Opto-Electronic Hybrid-   | P-12 | Effect of Impurities of Au and Pd on Tensile Properties of Eutectic Sn-Pb Solder for Aerospace Application   |
|      | Integrated Modules<br>H.Kishi, K.Suzuki, H.Miura (Tohoku University)  |      | Y.Saito¹, I.Shohji¹, N.Nemoto², T.Nakagawa³, N.Ebihara⁴, F.Iwase⁵ (¹Gunma University, ²Japan Aerospace Exploration Agency, ³Nippon Avionics, ⁴NEC    |
| P-03 | Thermal History Dependence of Mechanical Properties of Electroplated  |      | TOSHIBA Space Systems, 'HIREC')  |
|      | Copper Thin Films Used for Thin Film Interconnection  | P-13 | Development of Joining Technology of Al Alloy Plate and Cu Alloy Pipe  |
|      | N.Murata, K.Suzuki, K. Tamakawa, H.Miura (Tohoku University)  |      | for Cooling System of Power Module   |
| P-04 | Numerical Analysis of Transport Phenomena in High Aspect Cavity for   |      | I.Oshiro <sup>1</sup> , I.Shohji <sup>1</sup> , H.Nara <sup>2</sup> , N.Otomo <sup>2</sup> , M.Uenishi <sup>2</sup> ( <sup>1</sup> Gunma University, |
|      | Bumps Formation   |      | <sup>2</sup> ATAGO MFG)  |
|      | Y.Koyama, Y.Suzuki, N.Okamoto, T.Saito, K.Kondo (Osaka Prefecture   | P-14 | Fabrication of Multiplex Electrodes with Stacked Structure for Nerval  |
|      | University)   |      | Interface  |
| P-05 | The Effect of the New Levelers for Cu Via-filling   |      | M.Kato <sup>1</sup> , Y.Ukita <sup>1</sup> , Y.Utsumi <sup>1</sup> , E.Blasius <sup>2</sup> , K.Masubuchi <sup>3</sup> ( <sup>1</sup> University of  |
|      | H.Kuri, N.Okamoto, T.Saito, K.Kondo, M.Bunya, M.Takeuchi (Osaka   | D 45 | Hyogo, <sup>2</sup> University Karlsruhe, <sup>3</sup> The University of Tokyo)  |
| P-06 | Prefecture University)  Fabrication of Copper Circuit Potterns on Class Substrate Hains   | P-15 | Modeling of Self-face-alignment Process Using Contact Potential Difference   |
| P-06 | Fabrication of Copper Circuit Patterns on Glass Substrate Using Photochemical Reduction Process   |      | R.Sato, T.Tanemura, G.Lopez, M.Serry, K.Sugano, T.Tsuchiya, O.Tabata   |
|      | R.Nakamichi, K.Akamatsu, H.Nawafune (Konan University)  |      | (Kvoto University)   |
| P-07 | Formation of ULSI Cu Minute Wiring Through Microcontact Printing  | P-16 | An Architecture of Dynamically Reconfigurable Arithmetic Circuit   |
| 1 07 | Using Silicone  | ' '0 | H.Shimada, Y.Hayakawa, A.Kanasugi (Tokyo Denki University)   |
|      | K.Nakajima, K.Akamatsu, H.Nawafune (Konan University)   | P-17 | An Implementation and Verification of Dynamically Reconfigurable   |
| P-08 | A Rotating Ring Disk Electrode (RRDE) Study of Cuprous Thiolate   |      | Systolic Array   |
|      | Accelerant Produced by Copper Dissolution   |      | Y.Hayakawa, T.Ishimura, A.Kanasugi (Tokyo Denki University)  |
|      | S.Hattori, D.P.Barkey, K.Kondo, N.Okamoto, T.Saito (Osaka Prefecture  | P-18 | Laser-doppler Velocity Measurements Using An Ultra-compact and   |
|      | University)   |      | Thin Microsensor   |
| P-09 | Improvement of Adhesion Strength between Under Fill Resin and   | _    | S.Nakamura (The University of Tokyo)   |
|      | Polyimide Substrate Through Conducting Surface Treatment on   | P-19 | MEMS Type Micro Robot with Artificial Intelligence System  |
|      | Substrate Resin   |      | H.Suematsu, K.Kobayashi, R.Ishii, A.Matsuda, Y.Sekine, F.Uchikoba (Nihon   |

P-20

Characterization and Properties of Nanometric-sized SnO<sub>2</sub>/CNT Com-

posited Materials for Lithium-Battery Anodes W.-D.Yang', H.-Y.Fang', M.-S.Wu', H.-M.Tsai', C.-S.Hsieh' ('National Kaohsiung University of

Applied Sciences, Kaohsiung, <sup>2</sup>Chung-Shan Institute of Science & Technology, <sup>3</sup>Fooyin University)

# □Plant Tour (Planned on April 17th)

## Tour-A RITSUMEIKAN University Biwako-Kusatsu campus

Kusatsu City, Shiga Pref. (Close to Minami-Kusatsu Station on JR BIWAKO line)

MEMS Laboratory & Synchrotron Radiation Equipment Tour

## Tour-B TORAY Engineering Co., Ltd.

Ohtsu City, Shiga Pref. (Close to Seta Station on JR BIWAKO line) Assembly Equipment Manufacturing Plant Tour

#### Tour-C SONY Mobile Display Corporation

Yasu City, Shiga Pref. (Close to Yasu Station on JR BIWAKO line) Flat Panel Display Production Plant Tour

## Tour-D KYOCERA SLC Technologies Corporation

Yasu City, Shiga Pref. (Close to Yasu Station on JR BIWAKO line) High Density Circuit Board & Carrier Production Plant Tour

## Tour-E OMRON Corporation

ELECTRONIC COMPONENTS COMPANY MICRO DEVICE DIVISION Yasu City, Shiga Pref. (Close to Yasu Station on JR BIWAKO line) MEMS&CMOS Production Plant Tour

# Please accept below to attend the tour

- [1] Attendee Qualification
  - 1. Must not be Competitor
  - 2. Register with ICEP2009 by March13th, 2009 and Apply to the tour
- [2] No additional fee is required to attend the tour.
- [3] You can attend one tour above. At your application, please input your desired order to attend.

30-50 participant will be accepted for each tour in order of registration receipt.

[4] Registered information will be sent to visiting Company/University.

# ☐ **Registration Fees;** (Advance by March 31, 2009)

Non Member ......50 000yen [57 000yen] (Including Reception and Proceedings) Student ...... 5 000yen [ 5 000yen] (Including Proceedings) Welcome Reception Only ...... 8 000yen [ ] At door

# **□**Committee

**General Chair** 

Hideyuki Nishida (NEP Tech. S&S)

Vice General Chair

Yasumitsu Orii (IBM Japan)

Masato Nakamura (Hitachi)

Advisory

Hironori Asai (Toshiba)

Sei-ichi Denda (Nagano Prefectural Institute of Technology)

Yoshitaka Fukuoka (WEISTI)

Kaoru Hashimoto (Meisei University)

Fumio Miyashiro (Yokohama Jisso Consortium)

Hideyuki Oh-hashi (Mitsubishi Electric)

Kanji Otsuka (Meisei University)

Yuzo Shimada (NEC)

Tadatomo Suga (The University of Tokyo)

Haruo Tabata

Shinichi Wakabayashi (Shinko Electric Industries)

Itsuo Watanabe (Hitachi Chemical)

Kishio Yokouchi (Fujitsu Interconnect Technologies)

**TPC Chair** 

Yasumitsu Orii (IBM Japan)

**TPC Vice Chair** 

Yasuhiro Ando (Fujikura)

Nobuaki Hashimoto (Seiko Epson)

Shoji Uegaki (ASE Marketing & Service Japan)

TPC Member

Masahiro Aoyagi (National Institute of Advanced Industrial Science and Technology)

Tomoyuki Abe (Fujitsu Laboratories) Masazumi Amagai (Texas Instruments Japan) Shigeru Hiura (Toshiba)

Hiroshi Hozoji (Hitachi)

Kinya Ichikawa (Intel)

Toru Ikeda (Kyoto University)

Yasushi Kodama (Kyocera SLC Technoligies)

You Kondoh (Olympus)

Kazuhiko Kurata (NEC)

Inoue Masahiro (Osaka University)

Masaaki Oda (ULVAC)

Hideo Ohkuma (HTO)

Kazuya Okamoto (Osaka University)

Atsushi Okuno (Sanyu Rec)

Tetsuya Onishi (Grand Joint Technology Ltd.)

Hitoshi Sakamoto (NEC)

Osamu Shimada (Dai Nippon Printing) Tsuyoshi Shiota (Mitsui Chemicals)

Tsukasa Shiraishi (Panasonic)

Toshio Sudo (Shibaura Institute of Technology)

Susumu Sugiyama (Ritsumeikan University)

Masato Sumikawa (Sharp)

Hajime Tomokage (Fukuoka University)

Fumio Uchikoba (Nihon University)

Hirotaka Ueda (Semi Consult)

Dongdong Wang (Ibiden USA)

Hiroshi Yamada (Toshiba)


Shintaro Yamamichi (NEC)

Kiyokazu Yasuda (Osaka Úniversity)

Kazuaki Yazawa (SONY)

Shinya Yoshida (Tokyo Institute Polytechnic

University)



Publication Masashi Ohshima (Kogyo Tyousakai) **Advertising Chair** 

Finance Committee

Katsuko Hirata (SHN Human)

Kaoru Hashimoto (Meisei University)

**Advertising Vice Chair** 

Satoshi Yanaura (Mitsubishi Electric)

**OPC** Chair

Masato Nakamura (Hitachi) SOC Chair/OPC Vice Chair

Miki Mori (Toshiba)

**OPC Vice Chair** 

Kimihiro Yamanaka (Kyocera SLC Technologies) **OPC Member** 

Hiroaki Date (Fujitsu Laboratories)

Toshio Enami (Sekisui Chemical)

Kenichiro Fujii (NEC)

Yoshikazu Hirayama (Toray Engineering) Naotoshi Ikushima (Musashi Engineering) Mitsuya Ishida (IBM Japan)

Yuki Kawamura (KOA) Yangsoo Lee (Sekisui Chemical)

Koichiro Nagai (Sanyu Rec)

Yoshio Nogami (Toray Engineering) Tatsuo Ogawa (Panasonic)

Yoshio Tezuka (Nagano Prefectural Institute of

Technology) Akira Yamauchi (Bondtech)

Secretariat of ICEP 2009

JIEP.

3-12-2 Nishiogi-kita, Suginami-ku Tokyo 167-0042, Japan

http://www.jiep.or.jp/icep/

