

## April 20 (Fri.)

9:30	<b>FA1: Reliability and Testing</b> <b>Chairperson: M.-H. Tseng (Industrial Technology Research Institute)</b> <b>O. Yamada (Hitachi)</b>	<b>FB1: Substrates (3)</b> <b>Chairperson: J.-K. Kim (Hong Kong University)</b> <b>S. Oka (Mitsubishi Electric)</b>
	<ol style="list-style-type: none"> <li>1. <b>Development of the Probing Technology to a Very Fine Pitch and a Very Small Area</b> M. Tanioka, M. Sunohara, T. Sato, K. Takahashi, Association of Super-Advanced Electronic Technologies (ASET) / Japan</li> <li>2. <b>3-Dimension Measurement Sensor</b> A. Tanuma, Anritsu / Japan</li> <li>3. <b>Advanced Moisture Diffusion and Vapour Pressure Modeling</b> E.H. Wong, R. Rajoo, T.B. Lim, K.H. Lee*, S.W. Koh*, Institute of Microelectronics, *National University of Singapore / Singapore</li> <li>4. <b>Supply Current Test for Pin Opens in CMOS Logic Circuits</b> M. Hashizume, A. Tsuji, M. Ichimiya, H. Yotsuyanagi, T. Tamesada, The University of Tokushima / Japan</li> <li>5. <b>Estimation of Fall Impact Strength for BGA Solder Joints</b> T. Sogo, S. Hara, Toshiba / Japan</li> <li>6. <b>A Study on the Thermal Fatigue Characteristics of Microelectronic Packaging Solder Joints</b> W. Qian, C. Guohai, H. Le, M. Jusheng, Tsinghua University / China</li> </ol>	<ol style="list-style-type: none"> <li>1. <b>Design and Manufacturing Factors of Micro-via Buildup Substrate Technologies (Invited)</b> Y. Tsukada, IBM Japan / Japan</li> <li>2. <b>Selection and Evaluation of Materials for Future System-on-package Substrate</b> K. Shinotani, P. Raj, H. Agarwal, V. Sundaram, S. Bhattacharya, S. Zama, J. Lu, C. Zweben, G. White, R. Tummala, Georgia Institute of Technology / U.S.A.</li> <li>3. <b>Influences of Epoxy Dielectrics on Seeding Surface Used in Build-up Multilayers</b> P. Jalonen, A. Tuominen, Tampere University of Technology / Finland</li> <li>4. <b>Ultra Fine Line Formation Processing for Advanced Build-up Package</b> K. Kobayashi, Shinko Electric Industries / Japan</li> <li>5. <b>Study of Blind Via Hole of Build-up PWB</b> E. Hirata, CMK / Japan</li> <li>6. <b>Cu Direct Laser Drilling Technology for Printed Circuit Boards</b> K. Arai, Hitachi Via Mechanics / Japan</li> </ol>
12:00	LUNCH TIME	
13:00	<b>FA2: Design and Simulation</b> <b>Chairperson: E.-H. Wong (Institute of Microelectronics)</b> <b>S. Kitajo (NEC)</b>	<b>FB2: Materials (2)</b> <b>Chairperson: P. Miodushevsky (Powerco S.p.A.)</b> <b>I. Kaneko (Musashi Institute of Technology)</b>
	<ol style="list-style-type: none"> <li>1. <b>Area-distributed I/O Pad Design</b> Y.-J. Huang, S.-L. Fu, I-Shou University / Taiwan</li> <li>2. <b>Two-dimensional Array Layout for Low Power NMOS 4-phase Dynamic Logic</b> M. Furuie, Osaka University / Japan</li> <li>3. <b>Drop-simulation of Electronic Boards Mounted with CSPs</b> I. Hirata, Y. Yoshida, I. Morisaki, NEC / Japan</li> <li>4. <b>A Greedy Router Based on Maze Router and Genetic Algorithm</b> A. Kanasugi, Saitama University / Japan</li> <li>5. <b>A Placement Method Based on Boundary Method and Genetic Algorithm</b> A. Kanasugi, Saitama University / Japan</li> </ol>	<ol style="list-style-type: none"> <li>1. <b>The Vacuum Furnace for a Transparent Dielectric Layer</b> M. Yokoe, Noritake Kizai / Japan</li> <li>2. <b>Preparation of Nobel Metals Fine Particles by Aerosol Process</b> N. Iida, Noritake Kizai / Japan</li> <li>3. <b>Determination of Specific Contact Resistance between Electrode and Resistor Material for Fabrication of Low Value Resistor</b> S. Ibaraki, S. Okada, M. Nakao, Y. Onuma, K. Kamimura, H. Ohe*, T. Sakuma*, Shinshu University, *KOA / Japan</li> <li>4. <b>The Performance and Dimension Control of Copper Alloy for Etching Applications</b> H. Le, L. Chao, M. Jusheng, Tsinghua University / China</li> <li>5. <b>Preparation of Anodized Film on Metal Substrate</b> Z. Jiman, M. Jusheng, Tsinghua University / China</li> </ol>
15:05	COFFEE BREAK	
15:25	<b>FA3: Interconnection (2)</b> <b>Chairperson: J. Simon (Technische Universität Berlin)</b> <b>I. Watanabe (Hitachi Chemical)</b>	<b>FB3: High Speed/High Frequency Packaging</b> <b>Chairperson: P. Barnwell (Heraeus)</b> <b>T. Sudo (Toshiba)</b>
	<ol style="list-style-type: none"> <li>1. <b>Plasma Cleaning for Bonding</b> R. Nickerson, AST Products / U.S.A.</li> <li>2. <b>Solder Fatigue Reliability of Chip Scale Package for Double Sided Surface Mount</b> M. Amagai, Texas Instruments Japan / Japan</li> <li>3. <b>Effect of Solder Mixture on Joint Reliability of Repaired Components</b> T. Nakashima, Sharp / Japan</li> <li>4. <b>Development of Flip-chip Mounting Process by Metallic Joint which Uses Ultrasonic Wave Energy</b> K. Higashi, K. Ushirakawa, Matsushita Electric Industrial / Japan</li> <li>5. <b>Development of the Non-flux Solder Joint Technology</b> R. Okada, Sumitomo Bakelite / Japan</li> </ol>	<ol style="list-style-type: none"> <li>1. <b>Measurement Potential Swing by Electric Field on Package Transmission Lines</b> K. Otsuka, T. Usami*, Y. Ohdate*, Y. Ikemoto**, Meisei University, *University of Tokyo, **Fujitsu / Japan</li> <li>2. <b>The Polymer Stud Grid Array (PSGA) Package : Test and Electrical Characterization for RF Applications</b> A. Chandrasekhar, P. Pieters, K. Vaesen, E. Beyne, W. De Raedt, B. Nauwelaers, IMEC vzw / Belgium</li> <li>3. <b>Microwave Glob-top and Flip-chip with GaAs' MMICs for Space Applications</b> C. Drevon, P. Monfraix, S. George, J. Cazaux, Alcatel Space Industries / France</li> <li>4. <b>Dual Band Antenna Switch Modules with Bare SAW Chips Mounted on LTCC</b> F. Uchikoba, TDK / Japan</li> <li>5. <b>PCB Layout Dependence of Radiated Emissions</b> H. Sasaki, T. Harada, T. Kuriyama, NEC / Japan</li> </ol>
17:30		